

# United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/847,922	05/03/2001	Sameer V. Ovalekar	Ovalekar 4	6553
22186 7	590 09/03/2004		EXAM	INER
MENDELSOHN AND ASSOCIATES PC			PERILLA, JASON M	
1515 MARKE SUITE 715	T STREET		ART UNIT	PAPER NUMBER
5511-111	IIA, PA 19102		2634	

DATE MAILED: 09/03/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)			
Office Action Comments		09/847,922	OVALEKAR, SAM	OVALEKAR, SAMEER V.		
	Office Action Summary	Examiner	Art Unit			
<del></del>		Jason M Perilla	2634			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
THE - Exte after - If the - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR MAILING DATE OF THIS COMMUNICA nsions of time may be available under the provisions of 37 SIX (6) MONTHS from the mailing date of this communical period for reply specified above is less than thirty (30) day period for reply is specified above, the maximum statutor ure to reply within the set or extended period for reply will, the period for reply within the set or extended period for reply will, the period for reply within the set or extended period for reply will, the period for reply within the set or extended period for reply will, the period for reply within the set or extended period for reply will, the period for reply within the set or extended period for reply will, the period for reply within the set or extended period for reply will, the period for reply within the set or extended period for reply will be period for reply within the set or extended period for reply will be period for reply within the set or extended period for reply will be period for reply set or extended period for reply will be period for reply within the set or extended period for reply will be period for reply within the set or extended period for reply will be period for reply within the set or extended period for reply will be period for reply within the set or extended period for reply will be period for reply within the set or extended period for reply will be period for reply within the set or extended period for reply will be peri	TION.  CFR 1.136(a). In no event, however attion.  ye, a reply within the statutory minimuly period will apply and will expire SIX by statute, cause the application to be	, may a reply be timely filed m of thirty (30) days will be considered timely (6) MONTHS from the mailing date of this co come ABANDONED (35 U.S.C. § 133).			
Status						
1)	Responsive to communication(s) filed or	n <i>03 Mav 2001</i> .				
· · · · · · · · · · · · · · · · · · ·		☐ This action is non-final.				
	<del>-</del>					
	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposit	ion of Claims					
4)⊠	Claim(s) 1-15 is/are pending in the appli	cation.				
,—	4a) Of the above claim(s) is/are w		on.			
5)□	Claim(s) is/are allowed.					
	S)⊠ Claim(s) <u>1-15</u> is/are rejected.					
7)						
8)□	Claim(s) are subject to restriction	and/or election requireme	nt.			
Applicati	ion Papers					
9)⊠	The specification is objected to by the Ex	caminer.				
10)⊠ The drawing(s) filed on <u>03 May 2001</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.						
·	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).					
	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).					
11)	The oath or declaration is objected to by	the Examiner. Note the at	tached Office Action or form PT	TO-152.		
Priority (	ınder 35 U.S.C. § 119					
12)	Acknowledgment is made of a claim for t	oreign priority under 35 U.	S.C. § 119(a)-(d) or (f).			
a) ☐ All b) ☐ Some * c) ☐ None of:						
1. Certified copies of the priority documents have been received.						
	2. Certified copies of the priority doc	uments have been receive	ed in Application No			
	3. Copies of the certified copies of the	ne priority documents have	been received in this National	Stage		
	application from the International	Bureau (PCT Rule 17.2(a)	).			
* 5	See the attached detailed Office action fo	r a list of the certified copie	es not received.			
			•			
Attachmen	t(s)					
1) Notice of References Cited (PTO-892)  4) Interview Summary (PTO-413)						
	e of Draftsperson's Patent Drawing Review (PTO-s mation Disclosure Statement(s) (PTO-1449 or PTO		per No(s)/Mail Date tice of Informal Patent Application (PTC	D-152)		
Paper No(s)/Mail Date 6) Other:						

Application/Control Number: 09/847,922 Page 2

Art Unit: 2634

#### **DETAILED ACTION**

1. Claims 1-15 are pending in the instant application.

### Specification

2. Applicant is reminded of the proper language and format for an abstract of the disclosure.

The abstract should be in narrative form and generally limited to a single paragraph on a separate sheet within the range of 50 to 150 words. It is important that the abstract not exceed 150 words in length since the space provided for the abstract on the computer tape used by the printer is limited. The form and legal phraseology often used in patent claims, such as "means" and "said," should be avoided. The abstract should describe the disclosure sufficiently to assist readers in deciding whether there is a need for consulting the full patent text for details.

The language should be clear and concise and should not repeat information given in the title. It should avoid using phrases which can be implied, such as, "The disclosure concerns," "The disclosure defined by this invention," "The disclosure describes," etc.

# Claim Objections

3. Claims 3 and 5 are objected to because of the following informalities:

Regarding claim 3, the phrase, "wherein each add/subtract logic unit" in line 1 should be replaced by --wherein for each add/subtract logic unit— for clarity of the claim language.

Regarding claim 5, the variable M should be defined in the claim to be of integer type.

Appropriate correction is required.

# Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

Art Unit: 2634

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

5. Claims 1-12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Levison et al (US 6366938; hereafter "Levison") in view of Lee (US 5822365).

Regarding claim 1, Levison discloses an apparatus for correlating a sequence of received samples with chip values of a locally generated sequence by figure 2, the apparatus comprising: a first set of combiners (24 and leftmost column of adder tree 25) configured as a first level of a tree structure to receive the sequence of received samples in groups (i.e. the output of sign inverters having spreading code inputs C7 and C8 comprise 1 group), each combining a group of at least two samples based on corresponding chip values (C7 and C8) of the locally generated sequence to generate a correlation value for the group at the first level; and a second set of combiners (remaining columns of adder tree 25) configured as one or more additional levels of the tree structure, wherein, each combiner of the second set combines a group of at least two correlation values of a previous level of the tree structure to generate a correlation value for the group at a current level of the tree structure (col. 4, lines 39-63). Levison discloses the correlation apparatus but does not specifically disclose how it may be applied in the case of the reception of a signal having one of a plurality of spreading rates or various chip rates. Hence, Levison does not clearly disclose that each combiner of the first and second sets comprises an output tap that enables the corresponding correlation value to be read out of the tree structure for one of the plurality of spreading rates. However, it is clearly apparent that the tree structure could

Art Unit: 2634

be generated for any one of a plurality of chip lengths. Levison discloses the structure of the tree correlator and how it would be generated in the case of a length M chip code (i.e. a variable chip code length; col. 3, lines 10-45). Thereby, Levison discloses that the number of adder tree levels directly depends on the number of chips in the spreading code. Further, Lee discloses a variable spreading code length correlator and teaches that a variable length correlator has the advantage that it does not need to be reconfigured or replaced in the case of a variable spreading code length (col. 1, lines 52-60; col. 2, lines 50-55; col. 4, lines 45-53). Therefore, it would have been obvious to one having ordinary skill in the art at the time which the invention was made to provide output taps on the tree structure of Levison to enable the corresponding correlation value to be read out of the tree structure for any one of a plurality of spreading rates because, as taught by Lee, the correlation circuit would not need to be replaced or modified because of a change in the length of the spreading code sequence.

Regarding claim 2, Levison in view of Lee disclose the limitations of claim 1 as applied above. Further, Levison discloses that each of the first set of combiners is an add/subtract logic unit (fig. 2, ref. 24; col. 4, lines 40-50). The first set of combiners is comprised of the sign-changers (24) which define the sign of the incoming received chip code according to the reference chip code (Cn-C9) as well as sum circuits (leftmost first column of adder tree 25).

Regarding claim 3, Levison in view of Lee disclose the limitations of claim 2 as applied above. Further, Levison discloses that each add/subtract logic unit the chip

values dictate whether the corresponding samples are inverted prior to combining by the sign-changers (fig. 2, ref. 24; col. 4, lines 40-50).

Regarding claim 4, Levison in view of Lee disclose the limitations of claim 1 as applied above. Further, Levison discloses that each of the second set of combiners is an adder. Each of the second set of combiners comprises a column of the adder tree (fig. 2, ref. 25) excluding the first leftmost column which is part of the first set of combiners.

Regarding claim 5, Levison in view of Lee disclose the limitations of claim 1 as applied above. Further, Levison discloses that the plurality of spreading rates includes a maximum spreading rate N that is of length  $X^M$ , where X is a positive integer, and each other of the plurality of spreading rates is less than the maximum spreading rate N and is of length  $X^M$ ,  $1 \le m \le M$ . It is inherent that in the system of Levison in view of Lee that there would be a maximum spreading rate or spreading chip code length defined by the number of registers (fig. 2, ref. 23). No extra registers could be added in the case of a spreading code chip length of greater than N which is equal to the number of registers, and therefore, the maximum length is N. Further, in the system of Levison in view of Lee according to figure 2 of Levison, the value of X is 2 because the adders in the adder tree sum two chips and the value of M is 4 because N (the number of registers 23) is 16 ( $2^4$ =16). Therefore, it follows that any of the plurality of spreading chip code lengths less than the maximum N (16 according to figure 2) would be defined as having length  $X^M$  where  $1 \le m \le M$  because each of the summing circuits in the adder

Art Unit: 2634

tree add two chips and m could never be greater than M because there could never be more than  $X^M=N$  registers without a change in the design of the circuit.

Page 6

Regarding claim 6, Levison in view of Lee disclose the limitations of claim 5 as applied above. Further, Levison discloses by figure 2 that each of the first set of combiners is an add/subtract logic unit that combines X input samples based on X chip values of the locally generated sequence, and each of the second set of combiners is an adder, each adder receiving X correlation values for a group from the previous level.

Regarding claim 7, Levison in view of Lee disclose the limitations of claim 5 as applied above. Further, Levison discloses that X=2 as applied in claim 5 above.

Regarding claim 8, Levison in view of Lee disclose the limitations of claim 1 above. Further, figure 2 of Levison is embodied as a circuit.

Regarding claim 9, Levison in view of Lee disclose the limitations of claim 8 as applied above. Further, it would have been obvious to one having ordinary skill in the art to implement the circuit of figure 2 of Levison as an integrated circuit. Levison discloses the exemplary embodiment of the invention with relation to the size of the circuit of figure 2 corresponding to substrate area of an integrated circuit (col. 8, lines 5-10). Therefore, Levison implies that the exemplary embodiment of the invention would be created as an integrated circuit, and it is obvious that the circuit of figure 2 would likewise be implemented as an integrated circuit because integrated circuits provide the advantages of low power and small size.

Regarding claim 10, Levison in view of Lee disclose the limitations of claim 8 as applied above. Further Levison discloses that the correlator is used in a code-division multiple access (CDMA) system (col. 1, lines 20-25).

Regarding claim 11, Levison in view of Lee disclose the limitations of the method of claim 11 as applied to apparatus of claim 1 above.

Regarding claim 12, Levison in view of Lee disclose the limitations of the claim as applied to claim 5 above.

6. Claims 13-15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Levison in view of Lee, and in further view of Davidovici (US 5894494).

Regarding claim 13, Levison in view of Lee disclose the limitations of claim 11 as applied above. Levison does not explicitly disclose that the method is embodied in steps of a processor in an integrated circuit. However, Davidovici discloses a correlator circuit (abstract) which may be embodied as steps of a processor (software; col. 9, lines 23-35). The use of processors is well known in the art and they provide the advantage of being able to carry out a plurality of tasks defined by software. Therefore, it would have been obvious to one having ordinary skill in the art at the time which the invention was made to embody the method of Levison in view of Lee as steps of a processor in an integrated circuit as taught by Davidovici because the methods of the processor could be tailored to include a plurality of steps according to the correlation method and methods of a plurality of other processes easily by the use of software.

Regarding claim 14, Levison in view of Lee disclose the limitations of claim 11 as applied above. Further, Levison discloses that the method is applied in a CDMA system

Application/Control Number: 09/847,922 Page 8

Art Unit: 2634

(col. 1, lines 20-25), and the use of a processor to implement the method is obvious in view of Davidovici as applied to claim 13 above.

Regarding claim 15, Levison in view of Lee disclose the limitations of the method of claim 11 as applied to apparatus of claim 1 above. Levison in view of Lee do not disclose that the method is embodied as computer readable media executable by a processor to perform the steps of the method. However, Davidovici discloses a correlator circuit (abstract) which may be embodied as steps of a processor (software; col. 9, lines 23-35). The use of processors is well known in the art and they provide the advantage of being able to carry out a plurality of tasks defined by software. Therefore, it would have been obvious to one having ordinary skill in the art at the time which the invention was made to embody the method of Levison in view of Lee as software executable by a processor as taught by Davidovici because the methods of the processor could be tailored to include a plurality of steps according to the correlation method and methods of a plurality of other processes easily by the use of the software.

#### Conclusion

- 7. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. The following prior art of record not relied upon above is cited to further show the state of the art with respect to variable length correlators.
  - U.S. Pat. No. 6181733 to Shinde.
  - U.S. Pat. No. 6005903 to Mandelovicz.
  - U.S. Pat. No. 6148313 to Freidin et al.

Application/Control Number: 09/847,922 Page 9

Art Unit: 2634

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jason M Perilla whose telephone number is (571) 272-3055. The examiner can normally be reached on M-F 8-5 EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Steven Chin can be reached on (571) 272-3056. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Jason M. Perilla August 30, 2004

IMPle.

1 Min Fr

imp

CHIEH M. FAN PRIMARY EXAMINER